Fault Tolerant Computer Architecture
| Author/creator | Sorin, Daniel J. Author |
| Other author | Hill,Mark D. Contribution by |
| Format | Electronic |
| Publication Info | San Rafael : Morgan & Claypool Publishers Williston : American International Distribution Corporation [Distributor] |
| Description | 104 p. 09.250 x 07.500 in. |
| Supplemental Content | Full text available from Computer & Information Science Collection One |
| Subjects |
| Series | Synthesis Lectures on Computer Architecture Ser. |
| Summary | Annotation For many years, most computer architects have pursued one primary goal: performance. Architects have translated the ever-increasing abundance of ever-faster transistors provided by Moore's law into remarkable increases in performance. Recently, however, the bounty provided by Moore's law has been accompanied by several challenges that have arisen as devices have become smaller, including a decrease in dependability due to physical faults. In this book, we focus on the dependability challenge and the fault tolerance solutions that architects are developing to overcome it. The two main purposes of this book are to explore the key ideas in fault-tolerant computer architecture and to present the current state-of-the-art - over approximately the past 10 years - in academia and industry. Table of Contents: Introduction / Error Detection / Error Recovery / Diagnosis / Self-Repair / The Future |
| Access restriction | Available only to authorized users. |
| Technical details | Mode of access: World Wide Web |
| Genre/form | Electronic books. |
| ISBN | 9781598299533 |
| ISBN | 1598299530 (Trade Paper) Active Record |
| Standard identifier# | 9781598299533 |
| Stock number | 01307586 |